I. INTRODUCTION
U NIFIED RAM (URAM) is a promising fusion memory for combining high-speed DRAM and nonvolatile memory (NVM) into a single memory transistor [1] , [2] . Unlike the conventional 1T/1C DRAM, the DRAM mode of URAM uses a floating-body hysteresis effect, which enables the capacitorless 1T-DRAM [3] . Because an O/N/O gate dielectric is used in a partially depleted floating-body structure, the operation of the NVM and capacitorless 1T-DRAM can be realized in a single memory transistor. In the 1T-DRAM mode, unfortunately, impact ionization for programming can adversely affect the trapped charges in the O/N/O layer, giving rise to a soft-program issue [1] , [2] . While a harsh impact ionization condition can provide a faster writing speed and wider sensing window for 1T-DRAM, increased hot-electron injection causes an undesired shift in the threshold voltage (V T ) after cyclic 1T-DRAM operations. Thus, the program voltage of 1T-DRAM is constrained so as to avoid interference with the NVM. This is an increasingly important concern. Accordingly, the development of the soft-program immune device structure is very timely and inevitable. A gate-to-source/drain (S/D) nonoverlap structure has an impact ionization region outside of the gate [4] . Even though impact ionization triggers a hot-electron injection, the hot electrons in the gate-S/D nonoverlap structure have a negligible effect on the trap sites in the O/N/O layer during 1T-DRAM operation. Thus, the constraint of selecting proper biases to isolate the NVM and 1T-DRAM can be alleviated. In this letter, the nonoverlap device is presented as a soft-program immune URAM structure. Two different nonoverlap device structures are fabricated, namely, the extended O/N/O layer and the nonextended O/N/O layer under the spacer. The electrostatic properties of the two structures are compared. Furthermore, memory characteristics are analyzed, and simulation data support the virtues of the nonoverlap structure.
II. DEVICE FABRICATION
A p-type (100) SOI substrate with a top-silicon thickness of 100 nm and a buried-oxide thickness of 140 nm is used as a starting material. The top silicon is thinned down to the desired thickness of 50 nm by sacrificial oxidation and removal. After the active area is patterned, an O/N/O gate dielectric with a thickness of 3/8/6 nm is formed, and n + poly-Si is sequentially deposited. At the gate and spacer formation step, two different structures are prepared. O/N/O layer under the spacer region. All measurements were carried out at 25
• C, and the source and the substrate (back gate) were grounded. 7 cycles of endurance are ensured with a V T window that is larger than 3 V (data are not shown). It should be noted that, even though the nonoverlap would degrade the P/E efficiency in the NVM mode due to the decreased injection efficiency, the measured performance is certainly acceptable for flash memory application. Fig. 3(a) shows the schematics for overlap/nonoverlap and extended/nonextended structures for 1T-DRAM mode analysis. The simulation data for overlap and nonoverlap devices with "nonextended O/N/O" are shown in Fig. 3(b) , and the measurement data for "extended O/N/O" and "nonextended O/N/O" devices with nonoverlap structure are shown in Fig. 3(c) . Before the cell is allocated to the 1T-DRAM mode, V T is adjusted to 0.2 V by preprogramming of the NVM [1] , [2] . As shown in Fig. 3(b) , even though the nonoverlap device suffers from degradation of impact ionization efficiency, the sensing current window of the nonoverlap device is still higher than that of the overlap device. This result can be attributed that the enlarged hole storage volume formed near the junction and the reduced junction leakage current countervail the reduced impact ionization efficiency [5] . Therefore, the nonoverlap structure is preferred in terms of 1T-DRAM performance. It is worthwhile to note that the gate-S/D nonoverlap structure inevitably degrades a device performance due to a parasitic voltage drop caused by extra series resistance. Nonetheless, a variety of high-k offset spacers can be introduced to improve current drivability and impact ionization efficiency [6] . The simulation results support that the high-k spacer can further increase the 1T-DRAM performance in the nonoverlap structure. An operational bias waveform for the measurement is shown in the upper part of Fig. 3(c) . The "extended O/N/O" shows a wider sensing current window than the "nonextended O/N/O." The difference in the dielectric constant of the spacer region, i.e., with or without nitride, causes the disparity of the channel potential near the drain. The higher dielectric constant of the spacer is expected to boost impact ionization, and the resultant abundance of excess holes improves the 1T-DRAM performance in nonoverlap devices. Fig. 4 shows the results of the soft program during 1T-DRAM operations. The dc stress of the 1T-DRAM programming voltage is applied, and the V T shift is monitored. The simulation results of soft programming for overlap and nonoverlap devices are shown in Fig. 4 for the purpose of verifying the advantages of the nonoverlap device. They show that the gate-S/D nonoverlap device exhibits distinctively superior softprogramming immunity than the overlap device. In the case of the fabricated gate-S/D nonoverlap devices, the "nonextended O/N/O" shows better soft-programming immunity than the "extended O/N/O." Even though the "nonextended O/N/O" shows worse NVM and 1T-DRAM characteristics, the performance difference is ignorable. Therefore, the "nonextended O/N/O" with gate-S/D nonoverlap structure is attractive because it displays superior soft-programming immunity with an acceptable memory performance. The electric field is simulated for various gate-to-drain offsets from the overlap to the nonoverlap. The results are compared in Fig. 5 . As the offset shifts from the overlap to the nonoverlap, the position of the peak electric field moves from under the gate to under the spacer. Consequently, the hot-carrier injection to the nitride traps is suppressed. Thus, the nonoverlap approach is a practical way of avoiding the soft-program issue.
III. RESULTS AND DISCUSSION

IV. CONCLUSION
A gate-S/D nonoverlap structure is presented for a softprogram immune URAM structure. As the position of the impact ionization region moves from under the gate to under the spacer, the NVM state is unaffected by hot-carrier injection into O/N/O during a cyclic 1T-DRAM operation. Consequently, the gate-S/D nonoverlap structure embedded with the nonextended O/N/O mitigates the constraint of setting up a proper bias condition to avoid disturbance between NVM and 1T-DRAM operations.
